XJTAG DFT for Mentor Graphics PADS
• Free to PADS Schematic Design users
• Avoid costly re-spins by catching errors at the design stage
• Find errors in the JTAG chain(s) and repair them before producing any hardware
• Harness the full power of boundary scan to improve testability
CAMBRIDGE, UK, March, 2017 – Developed by XJTAG®, the free software for PADS® Schematic Design will significantly increase the Design for Test and Debug capabilities of the schematic capture and PCB design environment.
Printed circuit boards (PCBs) are increasingly densely populated and access to pins under many packages, such as Ball Grid Array (BGA), is virtually impossible. JTAG was designed to solve the problem of access and so it is now vitally important to get the JTAG chain right at the design stage. Failure to identify and fix design errors at an early stage can result in a board re-spin and a costly delay to a project. XJTAG DFT Assistant helps validate correct JTAG chain connectivity, through full integration with the PADS schematic capture environment.
“PADS products now include the XJTAG DFT Assistant that provides engineers with a free, easy to use interface to check if JTAG chains are correctly connected and terminated at the schematic capture stage, long before the PCB is produced,” said Jim Martens, Product Marketing Manager, PADS Solutions Group. “By detecting and correcting these faults earlier, companies do save both time and money.” This software is free for PADS users of VX.2.1 or higher and can be downloaded from www.xjtag.com/pads.
The XJTAG DFT Assistant comprises of two key elements; the XJTAG Chain Checker, and the XJTAG Access Viewer.
XJTAG Chain Checker identifies common errors in a JTAG scan chain, such as incorrectly connected Test Access Ports (TAPs). A single connection error would inhibit an entire scan chain from working. XJTAG Chain Checker identifies connection errors and reports them to the developer during the design process. Incorrectly terminated TAPs are also identified.
XJTAG Access Viewer overlays the extent of boundary scan access onto the schematic diagram, allowing users to instantly see which components are accessible using boundary scan, and where test coverage could be further extended. Engineers can highlight the nets individually to show read, write, power/ground and the nets that don’t have any JTAG access on the schematic.
While the first prototype is being manufactured, XJTAG DFT Assistant allows engineers to export a preliminary XJTAG project from the PADS schematic capture environment to the XJTAG development software, where additional tests can be developed. These can then be used to test real hardware, as soon as it’s available. This provides a vital new capability to electronic engineers everywhere.
About Mentor Graphics (www.mentor.com)
Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design and manufacturing solutions, providing products, consulting services and award-winning support for the world’s most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues in the last fiscal year of approximately $1.28 billion. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: www.mentor.com
About XJTAG (www.xjtag.com)
XJTAG is a world leading supplier of JTAG boundary-scan hardware and software tools. The company focuses on innovative product development and high quality technical support. XJTAG products use IEEE Std.1149.x (JTAG boundary-scan) to enable engineers to debug, test and program electronic circuits quickly and easily. This can significantly shorten the electronic design, development and manufacturing processes. More information about the company, its products and its services is available at www.xjtag.com.
St John's Innovation Centre
US: +1 800 928 6038
UK: +44 1223 223007
This release was published on openPR.
Permanent link to this press release:
Please set a link in the press area of your homepage to this press release on openPR. openPR disclaims liability for any content contained in this release.
You can edit or delete your press release XJTAG DFT for Mentor Graphics PADS here
News-ID: 475148 • Views: 555
More Releases from XJTAG
XJTAG Delivers Fast ISP Flash Configuration for ARM-Based FPGA SoCs
Key Points: • XJFlash now supports In-System Programming of Xilinx Zynq, Altera Cyclone V SoC and other Dual ARM Cortex-A9 based FPGA SoCs • Experience up to 20 times faster Flash programming cycles through a single JTAG port • Delivers programming times better than or comparable to Ethernet/SD Card based solutions without the need for any additional hardware • Significantly increases throughput at the production stage • Can be fully integrated with 3rd Party Test Executives CAMBRIDGE, England, 4 Oct 2016
XJTAG releases boundary scan for Teradyne TestStation
Cambridge, UK, 21 October 2014 — XJTAG, a world leading supplier of boundary scan technology, today announced the release of the XJLink2-CFM and XJLink2-CFMx. The new modules provide Teradyne users with integrated access to XJTAG’s powerful test and programming tools, operating under the control of the TestStation™ test program. With a JTAG solution installed internally to the TestStation In-Circuit Test System, the complexity and recurring cost impact of fixture-based test can
XJTAG and Embedded Systems Solutions announce distribution partnership in India
Cambridge, England, 3 October 2013 — XJTAG has today announced a distribution agreement with ESS, a leading one-stop provider of hardware and software solutions for the real-time embedded systems market. ESS is headquartered in Bangalore, India. “XJTAG is delighted to announce the appointment of Embedded Systems Solutions, a leading supplier of embedded solutions, as our distribution partner in India”, commented Simon Payne, CEO, XJTAG. “The strategic relationship between our businesses
XJTAG champions ‘collaborative’ Mega UK Expo 2012
CAMBRIDGE, England, 5th April 2012 The collaborative approach of the Mega UK Expo is the key to refocusing international interest in UK Research and Development (R&D), according to Simon Payne CEO XJTAG. The NEC event (18-19 April) will this year host eight co-located exhibitions that cover a range of industries, including automation and robotics, contract manufacturing, design, CAD/CAM, rapid manufacturing, rapid prototyping, measurement, inspection, assembly, power supplies, sensors and test. XJTAG
More Releases for JTAG
JTAG Boundary-Scan Hardware Global Market 2018 Top Key Players – JTAG Technolo …
Global JTAG Boundary-Scan Hardware Market WiseGuyRerports.com Presents “Global JTAG Boundary-Scan Hardware Market 2018 by Manufacturers, Regions, Type and Application, Forecast to 2023” New Document to its Studies Database. The Report Contain 123 Pages With Detailed Analysis. Description Boundary scan is a method for testing interconnects (wire lines) on printed circuit boards or sub-blocks inside an integrated circuit. Boundary scan is also widely used as a debugging method to watch integrated circuit pin states,
Corelis JTAG Tools Advance Manufacturing Test for Red Lion Controls
Complete ScanExpress JTAG/boundary-scan system reduces cost and improves production test time. Cerritos, CA, October 21, 2013 – Corelis, Inc., the leading supplier of high-performance boundary-scan test and measurement tools, announced the successful deployment of Corelis ScanExpress tools at Red Lion Controls for testing Human Machine Interface (HMI) products. The combination of ScanExpress boundary-scan and JTAG Embedded Test (JET) tools enabled rapid development of fast, non-intrusive structural and early functional tests for
Corelis JTAG Tools Extend Manufacturing Test Capability for IEC
Boundary-scan software enables quick, comprehensive test coverage for top manufacturer IEC Electronics. Cerritos, CA, June 5, 2012 – Corelis, Inc., the leading supplier of high-performance boundary-scan test and measurement tools, announced the integration of Corelis ScanExpress boundary-scan tools at IEC Electronics in Albuquerque, NM. The ScanExpress system adds non-intrusive JTAG capabilities to IEC Electronics’ impressive test arsenal which already includes automated optical/x-ray inspection (AOI/AXI), in-circuit test (ICT), flying probe, and
Corelis Extends JTAG Embedded Testing to Freescale i.MX51
JTAG functional test solution for i.MX51 applications processors increases test coverage. Cerritos, CA, November 15, 2011 – Corelis, Inc., the leading supplier of high-performance JTAG test and measurement tools, announced today ScanExpress JET™ support for all members of the Freescale i.MX51 family of applications processors. ScanExpress JTAG Embedded Test (JET) provides at-speed testing of embedded processor-based electronic printed circuit boards and systems to detect, isolate, and diagnose structural and functional defects
Corelis Announces JTAG Embedded Testing for AMD Processors
Complete functional test solution for Athlon, Turion, and Opteron product families. Cerritos, CA, October 17, 2011 – Corelis, Inc., the leading supplier of high-performance JTAG test and measurement tools, announced today ScanExpress JET support for AMD embedded processors. Supported AMD processor families include Turion™ II Neo, Athlon™ II Neo, Opteron™ 4100, and Opteron™ Quad-Core (socket Fr5). These processors represent high-performance, low power processing for edge-of-enterprise markets including storage and telecommunications, as
GOEPEL electronic enables graphical JTAG/Boundary-Scan Project Development
At International Test Conference (ITC) 2011 in Anaheim, CA, GÖPEL electronic introduces a new graphical user interface (GUI) for the company’s JTAG/Boundary Scan software platform SYSTEM CASCON™. CASCON Mission Assist™ enables completely graphical project development based on predefined mission targets, while automating the context sensitive adaptation of all system tools and process controls. Intuitive system controls guide first-time users safely through the project development flow and improve their productivity. The open